## Client's ref.: P2003-029-US-B File: 0697-A40176-US/final/Dennis

## What is claimed is:

1	1. An insulating device for system on chip (SOC),
2	wherein the SOC has a first circuit region powered by a main
3	power source and a second circuit region powered by a real-time
4	power source, comprising:
5	a selector designating the main power source or a battery
6	source as the real-time power source;
7	a level detector powered by operating power source to
8	detect a voltage level of the main power source and
9	output a resulting signal;
10	a NAND gate coupled to the first circuit and the level
11	detector to produce a logic output according to the
12	resulting signal and an output signal of the first
13	circuit, wherein the NAND gate comprises:
14	a first NMOS transistor having a gate coupled to
15	the output signal of the first circuit, and
16	a source coupled to ground and a drain;
17	a second NMOS transistor having a gate coupled to
18	the result signal, a source coupled to the
19	drain of the first NMOS transistor and a drain
20	as an output terminal;
21	a first PMOS transistor having a gate coupled to
22	the gate of the first NMOS transistor, a
23	source coupled the real-time power source and
24	a drain coupled to the drain of the second NMOS
25	transistor; and
26	a second PMOS transistor having a gate coupled to
27	the gate of the second NMOS transistor, a
28	source coupled to the real-time power source

1

2

3

4

1

2

<u>,</u> 3

4

; 5

1

2

3

4

. 1

. 2

3

4

5

- 6

1

2

3

4

*.* 5

6

and a drain coupled to the drain of the second

NMOS transistor.

- 2. The insulating device as claimed in Claim 1, further comprising an inversion gate having an input coupled to the drain of the second NMOS transistor to invert the logic output produced by the NAND gate.
- 3. The insulating device as claimed in Claim 1, wherein, in normal operating mode, the main power source is designated as the real-time power source, such that the first circuit, the level detector and the power insulator are powered by the main power source.
- 4. The insulating device as claimed in Claim 3, wherein, in power-down mode, the battery source is designated as the real-time power, and the first circuit is not powered by the main power source.
- 5. The insulating device as claimed in Claim 4, wherein the resulting signal is connected to the gates of the first NMOS transistor and the first PMOS transistor without any buffer, and the output signal of the first circuit is connected to the gates of the second NMOS transistor and the second PMOS transistor without any buffer.
- 6. An insulating device for system on chip (SOC), wherein the SOC has a first circuit region powered by a main power source and a second circuit region powered by a real-time power source, comprising:
  - a selector designating the main power source or a battery source as a real-time power source;

Client's ref.: P2003-029-US-B File: 0697-A40176-US/final/Dennis

- a level detector powered by the real-time power source 7 to detect a voltage level of the main power source 8 and output a resulting signal; 9 a NOR gate coupled to the first circuit and the level 10 detector to produce a logic output according to the 11 resulting signal and an output signal of the first 12 circuit, wherein the NOR gate comprises: 13 a first PMOS transistor having a gate coupled to 14 the output signal of the first circuit, a 15 source coupled to real-time power source and 16 a drain; 17 a second PMOS transistor having a gate coupled to 18 the resulting signal, a source coupled to the 19 real-time power source and a drain as an 20 output terminal; 21 a first NMOS transistor having a gate coupled to 22 the gate of the first PMOS transistor, a 23 24 source coupled to ground and a drain coupled 25 to the drain of the second PMOS transistor; 26 and a second NMOS transistor having a gate coupled to 27 the gate of the second PMOS transistor, a 28 29 source coupled to the ground and a drain coupled to the drain of the second PMOS 30 31 transistor.
  - 7. The insulating device as claimed in Claim 6, further comprising an inversion gate having an input coupled to the drain of the second PMOS transistor to invert the logic output produced by the NOR gate.

1

2

..3

4

<sup>-</sup> 3

- 6

- 8. The insulating device as claimed in Claim 6, wherein, in normal operating mode, the main power source is designated as the real-time power, such that the first circuit, the level detector and the power insulator are powered by the main power source.
- 9. The insulating device as claimed in Claim 6, wherein, in power-down mode, the battery source is designated as the real-time power source, and the first circuit is not powered by the main power source.
- 10. The a insulating device as claimed in Claim 6, wherein the resulting signal is connected to the gates of the first NMOS transistor and the first PMOS transistor without through buffer, and the output signal of the first circuit is connected to the gates of the second NMOS transistor and the second PMOS transistor without any buffer.